Monday, June 27, 2022
HomeElectronicsAffiliate ASIC - FPGA Design and Verification Engineer At Boeing

Affiliate ASIC – FPGA Design and Verification Engineer At Boeing


Location: Bengaluru

Firm: Boeing

Boeing India Engineering seeks Affiliate ASIC – FPGA Design and Verification Engineer to help the {Hardware} Design Capabilities group throughout a number of product traces and platforms like Satellites, house and aviation.

A profitable candidate will perceive the significance of collaboration as this place will deal with working immediately with the Electronics Product Growth Supervisor.

Place Duties:

  •  Performs design and verification engineering, reporting standing to administration.
  • Resolves advanced points on vital applications associated to architectural approaches, necessities, specs and design. Leads technical facet of proposal preparation.
  • Identifies vital efficiency measures and develops processes for computing them.
  • Leads actions in help of Provider Administration with make/purchase suggestions and different technical providers.
  • Coordinates engineering help all through the lifecycle of the product.
  • Develops new ideas for future product designs to fulfill projected necessities.
  • Evaluates and integrates third-party IP and verification IP (VIP).
  • Offers primary engineering help all through the lifecycle of the product.
  • Conducts commerce research and literature analysis to help future product designs.
  • Stays present on new applied sciences and greatest practices.
  • Works beneath consultative route.

Fundamental {Qualifications} (Required Expertise/Expertise)

  • Bachelor, Grasp or Doctorate of Science diploma from an accredited course of research, in engineering, pc science, electronics, arithmetic, physics or chemistry and so on.
  • 6 or extra years of expertise in Digital ASIC design and verification.
  • Work expertise utilizing Verilog or System Verilog.

Most well-liked {Qualifications} (Desired Expertise/Expertise)

  • Bachelor’s diploma and 6 or extra years’ expertise in digital ASIC/FPGA design and verification, Grasp’s diploma with 5 or extra years’ expertise in digital design/verification, or PhD diploma with related years of expertise in digital design/verification.
  • Expertise in unbiased design of RTL code from necessities, reporting standing to program administration.
  • Expertise working different engineering groups (e.g. board designers, system engineers, requirement engineers, reliability engineers, microprocessor/software program engineers), to make sure the ASIC/FPGA capabilities safely and reliably when deployed by helping in Worst Case Circuit Evaluation, IO timing, IO kind choice, life evaluation, software program con-ops, MTBF evaluation, and so on.
  • Expertise creating and bettering division course of pointers and procedures (e.g. engineering requirements, checklists, course of flows, and so on.).
  • Expertise evaluating and recommending know-how that’s new to the group.
  • Expertise main growth of architectural approaches from buyer and system necessities.
  • Expertise designing digital ASIC/FPGA architectural design paperwork (micro-architecture paperwork with timing diagrams, detailed design blocks, and so on.).
  • Expertise deriving digital ASIC/FPGA necessities specification from higher-level (system or board-level) necessities specs.
  • Expertise figuring out, monitoring, and offering standing of technical efficiency metrics to measure progress and guarantee compliance with necessities.
  • Expertise growing advanced and excessive information price designs.
  • Work expertise performing RTL synthesis.
  • Work expertise performing clock cross area evaluation (CDC).
  • Work expertise performing Static Timing Evaluation and correcting timing violations.
  • Work expertise writing Common Verification Methodology (UVM) sequences and digital sequences.
  • Work expertise utilizing Linux or Unix terminal instructions.
  • Expertise utilizing scripting languages: Make, Perl, Python, shell scripts, and so on.
  • Expertise utilizing Revision Management Methods: Subversion (SVN), CVS, Git.
  • Work expertise simulating a digital design utilizing System Verilog Assertions.
  • Work expertise utilizing Object Oriented Programming ideas: Inheritance, Polymorphism, and so on.
  • Work expertise utilizing Common Verification Methodology (UVM): Expertise crafting drivers, screens, predictors, and scoreboards.
  • Expertise on Digital interfaces akin to LDVS, Area wire, Fiber Channel, RS422, MIL1553, SRIO, Audio Video Interfaces, Ethernet, PCIe Gen3 and above.
  • Work expertise making a self-checking simulation testbenches from scratch.
  • Expertise mentoring junior engineers.
  • Expertise in establishing and rigorously implementing processes akin to DO254, MIL-STD-882E an MIL-HDBK-516 or equal trade requirements for business platforms

Typical Schooling & Expertise:

Schooling/expertise sometimes acquired by means of superior training (e.g. Bachelor) and sometimes 6-8 years of associated work expertise or an equal mixture of training and expertise (e.g. Grasp 5+ years’ associated work expertise, and so on.).



RELATED ARTICLES

LEAVE A REPLY

Please enter your comment!
Please enter your name here

Most Popular

Recent Comments